본문으로 건너뛰기

Synthesis of Timing Scenarios for Embedded Systems using Modular Petri nets

· 약 1분
이우진
담당교수
Young Joon Park
Ho Kyoug Lee

WSEAS International Conference on Computer Engineering and Applications, Gold Coast, Australia, pp. 158-163, Jan. 2007